In the paper the problem of processor/compiler codesign for digital signal processing and embedded SY- 
Introduction
Compiler efficiency is currently not the main feature guiding processor selection for some digital signal processing (DSP) application. However, the constantly tightening time-to-market constraints, falling hardware prices, and new faster VLSI technology could promote compiler efficiency to a factor of highest importance very soon. The current approach t,o the design of DSP processors and compilers is characterized by a sequential design Aow. First, the DSP processor is completely developed. Thereby, the guiding design crit,erions -chip area and power consumption -are iterated to meet performance on some selected application kefnel, like e.g. FIR filter. Having the DSP processor chip in their hand DSP compiler designers try to map the compiler to the processor in the best possible way. The result is mostly a suboptimal solution in which costly resources in terms of chip area and design effort cannot be accessed by the compiler, and in the same time resources important for compiler performance are missing.
The goal of this paper is to present the main ideas and design steps of the quantitative approach to processor/compiler co-design. In order to support the proposed methodology we concentrate on three main issues -performance measurement and evaluation, fast processor simulation, and formal machine specification. At our Institute these issues are currently covered by three projects -DSPstone, SuperSim, and LISA respectively. In the paper we provide an update on these projects, and explain their contribution to the proposed quantitative design methodology.
Quantitative Approach to DSP Processor/Compiler CO-Design
Joint development of processor and compiler is a well known approach to the design of general purpose computers. It started with the introduction of RISC architectures in early-80s [7] , and continued in mid80s as the main strategy for high performance processor/compiler solutions (see e.g. [12] ). Thereby, quantitative performance measurements evolved a the primary guiding force of the design process [6, 5, 10] .
In the field of DSP processors the old-style development fashion -compiler-after-processor -was followed for a long time. Although new compilerfriendly DSP processors were announced recently (e.g. ADSP2lcspOl of Analog Devices), the general retard in de 'gn methodology is still large. It has two main causes First, until recently the volume of the DSP market w much smaller than the volume of the GPP market. As a consequence, the pressure to resort to more efficie t design methodologies was lower. As second, with th increase in complexity of DSP applications in the wi eless and multimedia fields the role of the compiler, and the interplay between compiler and processor he joint processor/compiler design flow is presenbe ame more important. ted I on Figure 1 DSPstone consists of three benchmark suites (application, DSP-kernel, and HLL-kernel suite) with over 20 benchmarks, and a DSP-oriented measurement methodology. Benchmarks are typical DSP applications (e.g. ADPCM transcoder), DSP-specific code kernels (e.g. FIR filter), or code fragments specific for highlevel languages (e.g. function calls). The methodology compares the code generated by the compiler to the hand written assembly reference code in three dimensions -execution time, program, and data memory size. The assembly reference code is assumed to be the optimal code which can be written for a particular processor, and is mostly taken from vendor s u p plied assembly libraries. The possibility to measure the code against a fixed reference is the unique feature of DSPstone. For standard general purpose processing (GPP) benchmarks, like SPEC or Dhrystone, functionally equivalent assembly versions of the benchmarks cannot be found, and the reference code method is not applicable.
As an example, Figure 2 presents the benchmarking results of the STARTUP application benchmark for four fixed-point DSP processors, and a single GPP processor. The STARTUP benchmark is the startup synchronization protocol of the ITU-V.32 modem standard. DSPstone results show that all DSP compilers introduce a significant overhead in execution time and program code. In order to explore the behavior of G P P compilers we applied the DSPstone methodology to the Pentium processor with the Borland compiler. Our conclusion is that this well known GPP compiler introduces a high overhead, too. However, this overhead is mostly tolerated because of the application domain, high complexity of G P P applications, and GPP-specific performance criterions.
Our next example is the ADPCM application benchmark, which is a full implementation of the ITU-G.721 speech compression standard. In this case we obtained execution time overheads between 500% and 700%. To provide a better insight into the behavior of DSP compilers and their interaction with the architecture, we analyzed the dynamic instruction distribution (DID) of the ADPCM code. These distributions show the execution frequencies of instructions from specified instruction classes. Figure 3 shows the DID of the assembly reference code and the DID of the compiled code for the Motorola DSP5600x compiler. Three instruction classes were defined -move, control, and arithmeticlogic (ALU). The difference in distributions between the compiled and handwritt,en code for some instruction class indica.tes that the inefficiency of the compiler does not influence all instruction classes equally. The percentage of move and contxol instructions is much higher for the compiled than for the handwritt.en assembly code. We have concluded that one of the reasons for this behavior lies in the compilation technique itself. The intermediate representation of the C code is translated into fragments of assembly instructions which are glued together using many register-toregist,er and memory-t,o-regist.er move instructions.
Examples provided above show that the quantitative approach to compiler evaluation can deliver useful indicators of compiler efficiency. Although the current version of DSPstone provides only the overhead measures, like those for the STARTUP benchmark, we believe that the dynamic instruction distribution can be an additional aid during the compiler design, testing and evaluation process.
Compiled Processor Simulation -SuperSim
Interpretive simulators process instructions using a software model of the target processor, A virtual processor model is built using a data structure representing the state of the processor and a program which changes the processor state according to the stimulieither a new instruction pointed to by the program sequencer, or some external events, such as interrupts. In general, interpretive simulators can be summarized as a loop in which instructions are fetched, decoded and executed using a "big switch" statement. All currently available instruction set simulators of DSP processors use the interpretive simulation technique. Their main disadvantage is the low simulation speed (2K-20K insns/s [Ill). On the other hand, any type of dedicated hardware realization, like emulation, would increase the design cycle enormously.
Compiled processor simulation we use enables speedups of up to three orders of magnitude. It follows the same main idea found in compiled simulation of synchronous VLSI circuits Let us assume a state-space model of the processor. The machine state is changed by applying the transition functions which are selected by the transition control. Figure 5 shows the interaction between the machine state, transition control and transition function. The machine state consists of the control state (instruction memory and control registers) and the data state (data memory and data registers). In most programs of practical interest the update of the control state by the transition function (dotted on Figure 5 ) is less frequent than the update of the data state. Therefore, we can assume that for most of the time the transition con- combines the previous two techniques into one. Under the assumption that both the instruction memory and the control registers do not change, each of the simulation calls of the unfolded simulation loop can be parameterized by the corresponding transition function and operands, and instantiated already at compile-time. In this way the binary code of the target is translated into the binary code of the host. For instructions affecting the control state of the processor, a correcting action which changes the control flow of the simulation program is necessary. Depending on the processor architecture, the three levels of compiled simulation can have different influence on the performance. However, even for a single simulation it is possible to switch from one level to the other depending on the control flow of the processor. For example, pipelines can be modeled using binary-to-binary translation until indirect branches or interrupts are encountered. At that moment we have to switch to the table-driven execution and instantiate the simulation code a t run-time. As soon as there are no indirect branches or interrupts in the pipeline, we can switch back to the translated simulation code. A detailed analysis of compiled simulation of pipelines is provided in [15] .
An Example: Compiled Processor Simulator for the ADSP2lxx DSP
The SuperSim SS-2lxx compiled simulator has been implemented for the Analog Devices ADSP-2lxx fa-mily of DSP processors. It provides bit-and clock accurate simulation of the core and the peripherals. Table  1 presents some real-life examples of SS-2lxx performance. Simulation speed measured in insns/s depends on the complexity of instructions found in the target code. The FIR filter example is generated by the C compiler of the target that generates multi-operation instructions rarely. However, the ADPCM example is hand-coded optimally and uses multi-operation instructions frequently. The results from Table 1 The same verification which took 6.4 hours with the standard ADSP-2lxx simulator is reduced to less than 2 minutes using SS-2lxx. The ADSP-2lxx processor does not have a visible pipeline. In order to prove our concepts on architectures with pipeline effects we have written compiled simulation examples for the TI'S TMS320C50 and NEC's pPD7701G processors. Despite of the overhead introduced by pipeline modeling, results from Table 1 show that our approach still achieves a significant speedup. 
LISA
LISA is a machine description language developed to parameterize a generic machine model, and in this way deliver the final machine model which is used for simulation and compilation. The goal is to have a single generic machine model, and a single machine description language covering a whole class of processor architectures (Figure 6) .
Our wish to capture a more detailed timing information, than t,hat of ISA, motivat,ed the introduction of operation-level behavior and scheduling descriptions. In terms of modeling the operation sequencer, LISA follows the same main idea of reservation tables and Gantt charts, like in [2] and [9]. However, in order to enable modeling of data/control hazards, and pipeline flushes, we extended the modeling ability of Gantt charts by introducing operation descriptors.
To enable clock-accurate modeling, instructions are partitioned into operations, as basic schedulable units. At each clock-cycle the admissible operations are combined into a single transition function which changes the machine state. Admissible operations are determined from precedence and resource constraints specified for operations of each instruction. Figure 7 shows how the information from the Gantt charts is used by the operation sequencer in order to determine admissible operations at each control step. In our case the time control steps Figure 6 . Gantt Chart Scheduling.
axis of the Gantt chart is converted into a precedence axis, so that precedence and resource constraints are specified. The sequencer determines admissible operations according to the As Soon As Possible (ASAP) principle, thereby accounting for precedence and resource constraints imposed by the Gantt charts of instructions. If multiple operations coming from different compete for the same resource, the prece-
Conclusions and Future Work
e DSPstone benchmarks and the evaluation meology provide quantitative guidance of the deprocess. We have shown that quantitative anais not restricted only to benchmark definition erhead measures of execution time and memory n. The dynamic instruction distributions we ide addit#ional information about the perint processor/compiler system. We especially useful for tuning compiler optid processor characteristics with contradicDuring processor/compiler co-design the processor ent, so simulators are the only way to mance. Reliable performance indicators complete real-life applications with f instructions are simulated. As a conor becomes the bottleneck of the propose the usage of compiled sideliver a much higher simulation speed rd interpretive simulators. Our experits with the compiled simulat,or for the ADSPZlxx have shown speedups up to three orde. We expect that the need for fast able simulators of DSP and embedded ow in the future.
order to automate the retargeting of simulator r processor redesigns, we investigated n languages and defined the new mascription language LISA. The novelty of LISA generic machine model and its operation-based ng model. The new language and the accomg generic machine model are able to capture all of pipelines found in DSP and embedded pror future work shall focus on a GUI interface for programming, and a tool for power and area estimation of the explored architecture. In this way the processor design can be additionally guided by implementation characteristics of the final hardware, so that implementation-related corrections of the architecture can be done already at an early design stage. Our ultimate goal is a complete DSP processor/compiler co-design environment. Similar environments already exist for exploration of G P P processors and compilers. Using their experience we shall focus on applications and requirements which are specific for DSP and embedded systems.
